

#5/A
0-5-03
SM

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Present Application:

Applicants : Daniel B. Penney and Steven So
Attorney Docket No. : 500794.01
Filed : Concurrently herewith
Title : BURST COUNTER CONTROLLER AND METHOD IN A MEMORY DEVICE
OPERABLE IN A 2-BIT PREFETCH MODE

PRELIMINARY AMENDMENT

Box Patent Application
Commissioner of Patents
Washington, D.C. 20231

Sir:

Please amend the above-identified application as follows:

In the Claims:

Please amend claims 32-34 as follows:

31. A method of controlling a bust counter for a memory device operable in a 2-bit prefetch mode, the method comprising:

in a serial operating mode, controlling the count direction of the bust counter responsive to the state of the least significant bit ("LSB") of a starting column address; and

in an interleave operating mode, controlling the count direction of the bust counter responsive to the state of the next to least significant bit ("NLSB") of the starting column address.

32. The method of claim 31 wherein the act of controlling the count direction of the bust counter responsive to the LSB in the serial operating mode comprises:

A.